Login / Signup
Towards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs.
Junzhong Shen
Yuran Qiao
You Huang
Mei Wen
Chunyuan Zhang
Published in:
CoRR (2018)
Keyphrases
</>
matrix multiplication
hardware software
software architecture
message passing
hardware implementation
distributed memory
hardware design
fpga implementation
image processing
object recognition
d objects
low cost
matrix factorization
field programmable gate array
fpga technology