Login / Signup

Chip-Level Substrate Coupling Analysis with Reference Structures for Verification.

Daisuke KosakaMakoto NagataYoshitaka MurasakaAtsushi Iwata
Published in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2007)
Keyphrases
  • formal analysis
  • low cost
  • real time
  • neural network
  • real world
  • statistical analysis
  • data mining
  • face verification
  • structural analysis