Login / Signup
Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture.
Roman Gauchi
Maha Kooli
Pascal Vivet
Jean-Philippe Noël
Edith Beigné
Subhasish Mitra
H.-P. Charles
Published in:
VLSI-SoC (2019)
Keyphrases
</>
memory usage
limited memory
low memory
memory requirements
computing power
memory management
memory access
sensor networks
data management
main memory
low power
multithreading
memory size