​
Login / Signup
Zvika Guz
Publication Activity (10 Years)
Years Active: 2006-2018
Publications (10 Years): 3
Top Topics
Solid State
Efficient Execution
Database
Storage Capacity
Top Venues
SYSTOR
ACM Trans. Storage
GPGPU@ASPLOS
SIGMETRICS
</>
Publications
</>
Zvika Guz
,
Harry (Huan) Li
,
Anahita Shayesteh
,
Vijay Balakrishnan
Performance Characterization of NVMe-over-Fabrics Storage Disaggregation.
ACM Trans. Storage
14 (4) (2018)
Zvika Guz
,
Harry (Huan) Li
,
Anahita Shayesteh
,
Vijay Balakrishnan
NVMe-over-fabrics performance characterization and the path to low-overhead flash disaggregation.
SYSTOR
(2017)
Keren Ouaknine
,
Oran Agra
,
Zvika Guz
Optimization of RocksDB for Redis on Flash.
ICCDA
(2017)
Qiumin Xu
,
Huzefa Siyamwala
,
Mrinmoy Ghosh
,
Manu Awasthi
,
Tameesh Suri
,
Zvika Guz
,
Anahita Shayesteh
,
Vijay Balakrishnan
Performance Characterization of Hyperscale Applicationson on NVMe SSDs.
SIGMETRICS
(2015)
Manu Awasthi
,
Tameesh Suri
,
Zvika Guz
,
Anahita Shayesteh
,
Mrinmoy Ghosh
,
Vijay Balakrishnan
System-Level Characterization of Datacenter Applications.
ICPE
(2015)
Qiumin Xu
,
Huzefa Siyamwala
,
Mrinmoy Ghosh
,
Tameesh Suri
,
Manu Awasthi
,
Zvika Guz
,
Anahita Shayesteh
,
Vijay Balakrishnan
Performance analysis of NVMe SSDs and their implication on real world databases.
SYSTOR
(2015)
Adwait Jog
,
Evgeny Bolotin
,
Zvika Guz
,
Mike Parker
,
Stephen W. Keckler
,
Mahmut T. Kandemir
,
Chita R. Das
Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications.
GPGPU@ASPLOS
(2014)
Zvika Guz
,
Oved Itzhak
,
Idit Keidar
,
Avinoam Kolodny
,
Avi Mendelson
,
Uri C. Weiser
Threads vs. caches: Modeling the behavior of parallel workloads.
ICCD
(2010)
Haggai Eran
,
Ohad Lutzky
,
Zvika Guz
,
Idit Keidar
Transactifying Apache's cache module.
SYSTOR
(2009)
Zvika Guz
,
Evgeny Bolotin
,
Idit Keidar
,
Avinoam Kolodny
,
Avi Mendelson
,
Uri C. Weiser
Many-Core vs. Many-Thread Machines: Stay Away From the Valley.
IEEE Comput. Archit. Lett.
8 (1) (2009)
Zvika Guz
,
Idit Keidar
,
Avinoam Kolodny
,
Uri C. Weiser
Utilizing shared data in chip multiprocessors with the nahalal architecture.
SPAA
(2008)
Zvika Guz
Review of SPAA'08.
SIGACT News
39 (4) (2008)
Evgeny Bolotin
,
Zvika Guz
,
Israel Cidon
,
Ran Ginosar
,
Avinoam Kolodny
The Power of Priority: NoC Based Distributed Cache Coherency.
NOCS
(2007)
Zvika Guz
,
Isask'har Walter
,
Evgeny Bolotin
,
Israel Cidon
,
Ran Ginosar
,
Avinoam Kolodny
Network Delays and Link Capacities in Application-Specific Wormhole NoCs.
VLSI Design
2007 (2007)
Zvika Guz
,
Idit Keidar
,
Avinoam Kolodny
,
Uri C. Weiser
Nahalal: Cache Organization for Chip Multiprocessors.
IEEE Comput. Archit. Lett.
6 (1) (2007)
Zvika Guz
,
Isask'har Walter
,
Evgeny Bolotin
,
Israel Cidon
,
Ran Ginosar
,
Avinoam Kolodny
Efficient link capacity and QoS design for network-on-chip.
DATE
(2006)