​
Login / Signup
Yuhao Ju
ORCID
Publication Activity (10 Years)
Years Active: 2020-2024
Publications (10 Years): 8
Top Topics
Deep Learning
Logical Rules
Dynamically Adjust
Scientific Computing
Top Venues
ISSCC
IEEE J. Solid State Circuits
MICRO
VLSI Technology and Circuits
</>
Publications
</>
Yuhao Ju
,
Ganqi Xu
,
Jie Gu
20.4 A 28nm Physics Computing Unit Supporting Emerging Physics-Informed Neural Network and Finite Element Method for Real-Time Scientific Computing on Edge Devices.
ISSCC
(2024)
Yuhao Ju
,
Jie Gu
A Systolic Neural CPU Processor Combining Deep Learning and General-Purpose Computing With Enhanced Data Locality and End-to-End Performance.
IEEE J. Solid State Circuits
58 (1) (2023)
Yuhao Ju
,
Yijie Wei
,
Xi Chen
,
Jie Gu
A General-Purpose Compute-in-Memory Processor Combining CPU and Deep Learning with Elevated CPU Efficiency and Enhanced Data Locality.
VLSI Technology and Circuits
(2023)
Yuhao Ju
,
Shiyu Guo
,
Zixuan Liu
,
Tianyu Jia
,
Jie Gu
A Differentiable Neural Computer for Logic Reasoning with Scalable Near-Memory Computing and Sparsity Based Enhancement.
ESSCIRC
(2022)
Yuhao Ju
,
Jie Gu
A 65nm Systolic Neural CPU Processor for Combined Deep Learning and General-Purpose Computing with 95% PE Utilization, High Data Locality and Enhanced End-to-End Performance.
ISSCC
(2022)
Tianyu Jia
,
Yuhao Ju
,
Jie Gu
A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique.
IEEE J. Solid State Circuits
56 (1) (2021)
Tianyu Jia
,
Yuhao Ju
,
Jie Gu
31.3 A Compute-Adaptive Elastic Clock-Chain Technique with Dynamic Timing Enhancement for 2D PE-Array-Based Accelerators.
ISSCC
(2020)
Tianyu Jia
,
Yuhao Ju
,
Russ Joseph
,
Jie Gu
NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End Performance.
MICRO
(2020)