Login / Signup
Wan-Yu Wen
Publication Activity (10 Years)
Years Active: 2013-2016
Publications (10 Years): 1
Top Topics
Timing Constraints
Automatic Detection
Graceful Degradation
Dynamic Logic
Top Venues
DAC
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
ISPD
ASP-DAC
</>
Publications
</>
Yu-Guang Chen
,
Wan-Yu Wen
,
Yun-Ting Wang
,
You-Luen Lee
,
Shih-Chieh Chang
A novel low-cost dynamic logic reconfigurable structure strategy for low power optimization.
ASP-DAC
(2016)
Yu-Guang Chen
,
Wan-Yu Wen
,
Tao Wang
,
Yiyu Shi
,
Shih-Chieh Chang
Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation.
ISPD
(2015)
Yu-Guang Chen
,
Wan-Yu Wen
,
Yiyu Shi
,
Wing-Kai Hon
,
Shih-Chieh Chang
Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
34 (4) (2015)
Yu-Guang Chen
,
Tao Wang
,
Kuan-Yu Lai
,
Wan-Yu Wen
,
Yiyu Shi
,
Shih-Chieh Chang
Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs.
DAC
(2014)
Wan-Yu Wen
,
Jin-Cheng Li
,
Sheng-Yuan Lin
,
Jing-Yi Chen
,
Shih-Chieh Chang
A Fuzzy-Matching Model With Grid Reduction for Lithography Hotspot Detection.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
33 (11) (2014)
Sheng-Yuan Lin
,
Jing-Yi Chen
,
Jin-Cheng Li
,
Wan-Yu Wen
,
Shih-Chieh Chang
A novel fuzzy matching model for lithography hotspot detection.
DAC
(2013)