Login / Signup
Virgile Javerliac
Publication Activity (10 Years)
Years Active: 2007-2016
Publications (10 Years): 3
Top Topics
Nm Technology
Logic Circuits
Random Access
Ultra Low Power
Top Venues
NEWCAS
ACM J. Emerg. Technol. Comput. Syst.
ISVLSI
</>
Publications
</>
Christophe Layer
,
Laurent Becker
,
Kotb Jabeur
,
Sylvain Claireux
,
Bernard Dieny
,
Guillaume Prenat
,
Gregory di Pendina
,
Stephane Gros
,
Pierre Paoli
,
Virgile Javerliac
,
Fabrice Bernard-Granger
,
Loïc Decloedt
Reducing System Power Consumption Using Check-Pointing on Nonvolatile Embedded Magnetic Random Access Memories.
ACM J. Emerg. Technol. Comput. Syst.
12 (4) (2016)
Christophe Layer
,
Kotb Jabeur
,
Laurent Becker
,
Bernard Dieny
,
Stephane Gros
,
Virgile Javerliac
,
Pierre Paoli
,
Fabrice Bernard-Granger
Hybrid STT/CMOS Design of an Interrupt Based Instant On/Off Mechanism for Low-Power SoC.
ISVLSI
(2015)
Christophe Layer
,
Kotb Jabeur
,
Stephane Gros
,
Laurent Becker
,
Pierre Paoli
,
Fabrice Bernard-Granger
,
Virgile Javerliac
,
Bernard Dieny
Low-power hybrid STT/CMOS system-on-chip embedding non-volatile magnetic memory blocks.
NEWCAS
(2015)
Guillaume Prenat
,
Mourad El Baraji
,
Wei Guo
,
Ricardo Sousa
,
Liliana Buda-Prejbeanu
,
Bernard Dieny
,
Virgile Javerliac
,
Jean-Pierre Nozieres
,
Weisheng Zhao
,
Eric Belhaire
CMOS/Magnetic Hybrid Architectures.
ICECS
(2007)