Login / Signup
U. Bhattacharya
Publication Activity (10 Years)
Years Active: 2000-2016
Publications (10 Years): 2
Top Topics
Nm Technology
Random Access Memory
Power Consumption
Neural Network
Top Venues
VLSIC
VLSI Circuits
</>
Publications
</>
Z. Chen
,
S. H. Kulkarni
,
V. E. Dorgan
,
U. Bhattacharya
,
K. Zhang
1T1R bit cell in 14nm SoC process for metal-fuse OTP array with hierarchical bitline, bit level redundancy, and power gating.
VLSI Circuits
(2016)
S. H. Kulkarni
,
Z. Chen
,
B. Srinivasan
,
B. Pedersen
,
U. Bhattacharya
,
K. Zhang
Low-voltage metal-fuse technology featuring a 1.6V-programmable 1T1R bit cell with an integrated 1V charge pump in 22nm tri-gate process.
VLSIC
(2015)
U. Bhattacharya
,
Rituparna Chaki
A New Multihop Logical Topology for Reliable Broadband Communication.
ASIAN
(2000)
U. Bhattacharya
,
Rituparna Chaki
A New Scalable Topology for Multihop Optical Networks.
ASIAN
(2000)