Login / Signup
V. E. Dorgan
Publication Activity (10 Years)
Years Active: 2016-2016
Publications (10 Years): 1
Top Topics
Power Consumption
Redundant Data
Neural Network
Top Venues
VLSI Circuits
</>
Publications
</>
Z. Chen
,
S. H. Kulkarni
,
V. E. Dorgan
,
U. Bhattacharya
,
K. Zhang
1T1R bit cell in 14nm SoC process for metal-fuse OTP array with hierarchical bitline, bit level redundancy, and power gating.
VLSI Circuits
(2016)