Tai-Hsuan Wu

Publication Activity (10 Years)

Years Active: 2008-2013
Publications (10 Years): 0

Top Topics

Application Domains

Top Venues

Publications

Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth
Power-Driven Global Routing for Multisupply Voltage Domains. VLSI Design 2013 (2013)
Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth
GRIP: Global Routing via Integer Programming. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30 (1) (2011)
Tai-Hsuan Wu, Azadeh Davoodi, Jeff T. Linderoth
Power-driven global routing for multi-supply voltage domains. DATE (2011)
Hamid Shojaei, Tai-Hsuan Wu, Azadeh Davoodi, Twan Basten
A pareto-algebraic framework for signal power optimization in global routing. ISLPED (2010)
Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth
A parallel integer programming approach to global routing. DAC (2010)
Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth
GRIP: scalable 3D global routing using integer programming. DAC (2009)
Tai-Hsuan Wu, Azadeh Davoodi
PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28 (11) (2009)
Lin Xie, Azadeh Davoodi, Jun Zhang, Tai-Hsuan Wu
Adjustment-Based Modeling for Timing Analysis Under Variability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28 (7) (2009)
Anuj Kumar, Tai-Hsuan Wu, Azadeh Davoodi
SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement. ICCD (2008)
Tai-Hsuan Wu, Azadeh Davoodi
PaRS: fast and near-optimal grid-based cell sizing for library-based design. ICCAD (2008)
Tai-Hsuan Wu, Lin Xie, Azadeh Davoodi
A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing. ISLPED (2008)
Lin Xie, Azadeh Davoodi, Jun Zhang, Tai-Hsuan Wu
Adjustment-based modeling for statistical static timing analysis with high dimension of variability. ICCAD (2008)
Tai-Hsuan Wu, Lin Xie, Azadeh Davoodi
A Parallel and Randomized Algorithm for Large-Scale Discrete Dual-Vt Assignment and Continuous Gate Sizing. J. Low Power Electron. 4 (2) (2008)