Login / Signup
Steffen Vaas
Publication Activity (10 Years)
Years Active: 2015-2021
Publications (10 Years): 9
Top Topics
Power Quality
Hardware Architectures
Lane Detection
Instruction Set
Top Venues
ReConFig
DASIP
SAMOS
IPDPS Workshops
</>
Publications
</>
Steffen Vaas
,
Peter Ulbrich
,
Christian Eichler
,
Peter Wägemann
,
Marc Reichenbach
,
Dietmar Fey
Taming Non-Deterministic Low-Level I/O: Predictable Multi-Core Real-Time Systems by SoC Co-Design.
ISORC
(2021)
Steffen Vaas
,
Peter Ulbrich
,
Marc Reichenbach
,
Dietmar Fey
Application-Specific Tailoring of Multi-Core SoCs for Real-Time Systems with Diverse Predictability Demands.
J. Signal Process. Syst.
91 (7) (2019)
Wolfgang Bauer
,
Philipp Holzinger
,
Marc Reichenbach
,
Steffen Vaas
,
Paul Hartke
,
Dietmar Fey
Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems.
Euro-Par Workshops
(2018)
Marc Reichenbach
,
Lukas Liebischer
,
Steffen Vaas
,
Dietmar Fey
Comparison of Lane Detection Algorithms for ADAS Using Embedded Hardware Architectures.
DASIP
(2018)
Sebastian Rachuj
,
Marc Reichenbach
,
Steffen Vaas
,
Dietmar Fey
Autonomous Driving in the Curriculum of Computer Architecture.
EWME
(2018)
Steffen Vaas
,
Peter Ulbrich
,
Marc Reichenbach
,
Dietmar Fey
The best of both: High-performance anc deterministic real-time executive by application-specific multi-core SoCs.
DASIP
(2017)
Tobias Lieske
,
Benjamin Pfundt
,
Steffen Vaas
,
Marc Reichenbach
,
Dietmar Fey
System on chip generation for multi-sensor and sensor fusion applications.
SAMOS
(2017)
Steffen Vaas
,
Marc Reichenbach
,
Dietmar Fey
An Application-Specific Instruction Set Processor for Power Quality Monitoring.
IPDPS Workshops
(2016)
Steffen Vaas
,
Marc Reichenbach
,
Ulrich Margull
,
Dietmar Fey
The R2-D2 toolchain - Automated porting of safety-critical applications to FPGAs.
ReConFig
(2016)
Marc Reichenbach
,
Tobias Lieske
,
Steffen Vaas
,
Konrad Häublein
,
Dietmar Fey
FAUPU - A design framework for the development of programmable image processing architectures.
ReConFig
(2015)