Per Bjesse

Publication Activity (10 Years)

Years Active: 1998-2009
Publications (10 Years): 0

Chalmers University of Technology, Gothenburg, Sweden (PHD)

Education History

Chalmers University of Technology, Gothenburg, Sweden

PHD

Publications

Per Bjesse
Word level bitwidth reduction for unbounded hardware model checking. Formal Methods Syst. Des. 35 (1) (2009)
Per Bjesse
A Practical Approach to Word Level Model Checking of Industrial Netlists. CAV (2008)
Per Bjesse
Word-Level Sequential Memory Abstraction for Model Checking. FMCAD (2008)
In-Ho Moon, Per Bjesse, Carl Pixley
A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states. DATE (2007)
In-Ho Moon, Per Bjesse, Carl Pixley
Practical Issues in Sequential Equivalence Checking through Alignability: Handling Don't Cares and Generating Debug Traces. HLDVT (2006)
Per Bjesse, James H. Kukula
Automatic generalized phase abstraction for formal verification. ICCAD (2005)
Per Bjesse, James H. Kukula
Using Counter Example Guided Abstraction Refinement to Find Complex Bugs. DATE (2004)
Per Bjesse, Arne Borälv
DAG-aware circuit compression for formal verification. ICCAD (2004)
Gunnar Andersson, Per Bjesse, Byron Cook, Ziyad Hanna
Design automation with mixtures of proof strategies for propositional logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22 (8) (2003)
Per Bjesse, James H. Kukula, Robert F. Damiano, Ted Stanion, Yunshan Zhu
Guiding SAT Diagnosis with Tree Decompositions. SAT (2003)
Gunnar Andersson, Per Bjesse, Byron Cook, Ziyad Hanna
A proof engine approach to solving combinational design automation problems. DAC (2002)
Per Bjesse
Industrial Model Checking Based on Satisfiability Solvers. SPIN (2002)
Per Bjesse, Tim Leonard, Abdel Mokkedem
Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers. CAV (2001)
Parosh Aziz Abdulla, Per Bjesse, Niklas Eén
Symbolic Reachability Analysis Based on SAT-Solvers. TACAS (2000)
Per Bjesse, Koen Claessen
SAT-Based Verification without State Space Traversal. FMCAD (2000)
Per Bjesse
Automatic Verification of Combinatorial and Pipelined FFT. CAV (1999)
Per Bjesse, Koen Claessen, Mary Sheeran, Satnam Singh
Lava: Hardware Design in Haskell. ICFP (1998)

Per Bjesse.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Per Bjesse