​
Login / Signup
Nizar Dahir
ORCID
Publication Activity (10 Years)
Years Active: 2011-2022
Publications (10 Years): 7
Top Topics
Network On Chip
Genetically Optimized
Power Supply
Multithreading
Top Venues
ACM Trans. Embed. Comput. Syst.
SAMOS
VLSI-SoC
IET Comput. Digit. Tech.
</>
Publications
</>
Ammar Karkar
,
Nizar Dahir
,
Terrence S. T. Mak
,
Kin-Fai Tong
Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon Era.
ACM J. Emerg. Technol. Comput. Syst.
18 (3) (2022)
Nizar Dahir
,
Ammar Karkar
,
Maurizio Palesi
,
Terrence S. T. Mak
,
Alex Yakovlev
Power density aware application mapping in mesh-based network-on-chip architecture: An evolutionary multi-objective approach.
Integr.
81 (2021)
Ammar Karkar
,
Terrence S. T. Mak
,
Nizar Dahir
,
Ra'ed Al-Dujaily
,
Kin-Fai Tong
,
Alex Yakovlev
Network-on-Chip Multicast Architectures Using Hybrid Wire and Surface-Wave Interconnects.
IEEE Trans. Emerg. Top. Comput.
6 (3) (2018)
Indar Sugiarto
,
Pedro B. Campos
,
Nizar Dahir
,
Gianluca Tempesti
,
Steve B. Furber
Optimized task graph mapping on a many-core neuromorphic supercomputer.
HPEC
(2017)
Pedro B. Campos
,
Nizar Dahir
,
Martin Trefzer
,
Andy M. Tyrrell
,
Gianluca Tempesti
LeAF: A low-overhead asymmetric frequency controller for NoC router interconnects.
VLSI-SoC
(2017)
Colin Bonney
,
Pedro B. Campos
,
Nizar Dahir
,
Gianluca Tempesti
Fault tolerant task mapping on many-core arrays.
SSCI
(2016)
Pedro B. Campos
,
Nizar Dahir
,
Colin Bonney
,
Martin Trefzer
,
Andy M. Tyrrell
,
Gianluca Tempesti
XL-STaGe: A cross-layer scalable tool for graph generation, evaluation and implementation.
SAMOS
(2016)
Nizar Dahir
,
Pedro B. Campos
,
Gianluca Tempesti
,
Martin Trefzer
,
Andrew M. Tyrrell
Characterisation of feasibility regions in FPGAs under adaptive DVFS.
FPL
(2015)
Nizar Dahir
,
Ghaith Tarawneh
,
Terrence S. T. Mak
,
Ra'ed Al-Dujaily
,
Alex Yakovlev
Design and Implementation of Dynamic Thermal-Adaptive Routing Strategy for Networks-on-Chip.
PDP
(2014)
Ammar Karkar
,
Nizar Dahir
,
Ra'ed Al-Dujaily
,
Kenneth Tong
,
Terrence S. T. Mak
,
Alex Yakovlev
Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.
DATE
(2014)
Nizar Dahir
,
Ra'ed Al-Dujaily
,
Terrence S. T. Mak
,
Alex Yakovlev
Thermal Optimization in Network-on-Chip-Based 3D Chip Multiprocessors Using Dynamic Programming Networks.
ACM Trans. Embed. Comput. Syst.
13 (4s) (2014)
Nizar Dahir
,
Terrence S. T. Mak
,
Fei Xia
,
Alexandre Yakovlev
Modeling and Tools for Power Supply Variations Analysis in Networks-on-Chip.
IEEE Trans. Computers
63 (3) (2014)
Ra'ed Al-Dujaily
,
Nizar Dahir
,
Terrence S. T. Mak
,
Fei Xia
,
Alex Yakovlev
Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems.
ACM Trans. Design Autom. Electr. Syst.
19 (1) (2013)
Nizar Dahir
,
Terrence S. T. Mak
,
Ra'ed Al-Dujaily
,
Alex Yakovlev
Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip.
IET Comput. Digit. Tech.
7 (6) (2013)
Nizar Dahir
,
Ra'ed Al-Dujaily
,
Alex Yakovlev
,
Petros Missailidis
,
Terrence S. T. Mak
Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip.
NoCArc@MICRO
(2012)
Nizar Dahir
,
Terrence S. T. Mak
,
Fei Xia
,
Alex Yakovlev
Minimizing power supply noise through harmonic mappings in networks-on-chip.
CODES+ISSS
(2012)
Nizar Dahir
,
Terrence S. T. Mak
,
Alex Yakovlev
Communication centric on-chip power grid models for networks-on-chip.
VLSI-SoC
(2011)