Jens Spinner

Publication Activity (10 Years)

Years Active: 2012-2018
Publications (10 Years): 5

Top Venues

SBCCI

SSD

IET Circuits Devices Syst.

ISSSE

University of Konstanz, Germany (PHD)

Education History

University of Konstanz, Germany

PHD

Publications

Jens Spinner, Daniel Rohweder, Jürgen Freudenberger
Soft input decoder for high-rate generalised concatenated codes. IET Circuits Devices Syst. 12 (4) (2018)
Jens Spinner, Jürgen Freudenberger
A decoder with soft decoding capability for high-rate generalized concatenated codes with applications in non-volatile flash memories. SBCCI (2017)
Jens Spinner, Jürgen Freudenberger, Sergo Shavgulidze
A Soft Input Decoding Algorithm for Generalized Concatenated Codes. IEEE Trans. Commun. 64 (9) (2016)
Jens Spinner, Jürgen Freudenberger
Decoder architecture for generalised concatenated codes. IET Circuits Devices Syst. 9 (5) (2015)
Jürgen Freudenberger, Thomas Wegmann, Jens Spinner
An efficient hardware implementation of sequential stack decoding of binary block codes. ICCE-Berlin (2015)
Jürgen Freudenberger, Jens Spinner
A Configurable Bose-Chaudhuri-Hocquenghem codec Architecture for Flash controller Applications. J. Circuits Syst. Comput. 23 (2) (2014)
Jürgen Freudenberger, Jens Spinner, Sergo Shavgulidze
Generalized concatenated codes for correcting two-dimensional clusters of errors and independent errors. SSD (2014)
Jens Spinner, Jürgen Freudenberger
Design and Implementation of a Pipelined Decoder for Generalized Concatenated Codes Format. SBCCI (2014)
Jürgen Freudenberger, Jens Spinner, Sergo Shavgulidze
Set partitioning of Gaussian integer constellations and its application to two-dimensional interleaving. IET Commun. 8 (8) (2014)
Jürgen Freudenberger, Jens Spinner, Sergo Shavgulidze
Set partitioning of Gaussian integer constellations and its application to two-dimensional interleaver design. SSD (2014)
Jens Spinner, Jürgen Freudenberger, Christoph Baumhof, Axel Mehnert, Richard Willems
A BCH decoding architecture with mixed parallelization degrees for flash controller applications. SoCC (2013)
Jürgen Freudenberger, Uwe Kaiser, Jens Spinner
Concatenated code constructions for error correction in non-volatile memories. ISSSE (2012)
Jürgen Freudenberger, Jens Spinner
Mixed serial/parallel hardware implementation of the Berlekamp-Massey algorithm for BCH decoding in Flash controller applications. ISSSE (2012)

Jens Spinner.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Jens Spinner