An efficient hardware implementation of sequential stack decoding of binary block codes.

Jürgen Freudenberger Thomas Wegmann Jens Spinner

Published in: ICCE-Berlin (2015)

Keyphrases

hardware implementation
error correcting
block codes
efficient implementation
signal processing
error correction
error detection
fractal encoding
field programmable gate array
data streams
machine learning
error resilience