Login / Signup
Jaydip Fadadu
Publication Activity (10 Years)
Years Active: 2016-2016
Publications (10 Years): 1
Top Topics
Multipath
Phase Locked Loop
Hurst Exponent
Top Venues
VLSI Design
</>
Publications
</>
Pallavi Paliwal
,
Jaydip Fadadu
,
Anil Chawda
,
Shalabh Gupta
A Fast Settling 4.7-5 GHz Fractional-N Digital Phase Locked Loop.
VLSI Design
(2016)