Login / Signup
Boda Nehru
Publication Activity (10 Years)
Years Active: 2016-2016
Publications (10 Years): 2
Top Topics
Low Power
Logic Circuits
Signal Processor
Top Venues
EWDTS
VDAT
</>
Publications
</>
Binod Kumar
,
Boda Nehru
,
Brajesh Pandey
,
Virendra Singh
,
Jaynarayan T. Tudu
A technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture.
EWDTS
(2016)
Binod Kumar
,
Boda Nehru
,
Brajesh Pandey
,
Jaynarayan T. Tudu
Skip-scan: A methodology for test time reduction.
VDAT
(2016)