Login / Signup
Ai-Jia Chuang
Publication Activity (10 Years)
Years Active: 2012-2021
Publications (10 Years): 1
Top Topics
Nm Technology
Power Consumption
High Speed
Physical Design
Top Venues
IEEE Trans. Very Large Scale Integr. Syst.
ISCAS
</>
Publications
</>
Ching-Yuan Yang
,
Miao-Shan Li
,
Ai-Jia Chuang
A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links.
IEEE Trans. Very Large Scale Integr. Syst.
29 (5) (2021)
Ai-Jia Chuang
,
Yu Lee
,
Ching-Yuan Yang
A chip-to-chip clock-deskewing circuit for 3-D ICs.
ISCAS
(2012)