Login / Signup
Simplified delay design guidelines for on-chip global interconnects.
Liang Zhang
Wentai Liu
Rizwan Bashirullah
John M. Wilson
Paul D. Franzon
Published in:
ACM Great Lakes Symposium on VLSI (2004)
Keyphrases
</>
design guidelines
power dissipation
power consumption
high speed
cmos technology
low power
real world
design issues
association rules
end users
educational games