Login / Signup
A regular interconnection scheme for efficient mapping of DSP kernels into reconfigurable hardware.
Sotirios Xydis
George Economakos
Kiamal Z. Pekmestzi
Published in:
EUSIPCO (2007)
Keyphrases
</>
computer vision
low cost
reconfigurable hardware
genetic programming
genetic algorithm
massively parallel