Login / Signup

Test Chips With Scan-Based Logic Arrays.

Yu-Hsiang ChenChia-Ming HsuKuen-Jong Lee
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2021)
Keyphrases
  • built in self test
  • integrated circuit
  • data sets
  • automated reasoning
  • multi valued
  • classical logic
  • computational properties
  • set theory
  • chip design