Login / Signup

A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store Architecture for Normally Off Computing.

Kenta SuzukiKeizo HiragaKazuhiro BesshoKimiyoshi UsamiTaku Umebayashi
Published in: VLSI Technology and Circuits (2023)
Keyphrases