Login / Signup
A Real-Time Error Detection (RTD) Architecture and Its Use for Reliability and Post-Silicon Validation for F/F Based Memory Arrays.
Yiannakis Sazeides
Arkady Bramnik
Ron Gabor
Ramon Canal
Published in:
IEEE Trans. Emerg. Top. Comput. (2022)
Keyphrases
</>
error detection
real time
error correction
error recovery
low cost
high speed
data cleansing
fault tolerance
error correcting
limited memory
vlsi architecture
associative memory
error resilient
event driven
fault isolation
memory requirements
fault tolerant
memory access
memory management
multithreading
error control