Login / Signup
A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector.
Zunsong Yang
Yong Chen
Shiheng Yang
Pui-In Mak
Rui Paulo Martins
Published in:
IEEE Access (2020)
Keyphrases
</>
type ii
neyman pearson
phase locked loop
detection algorithm
type i error
power consumption
decision support system
neural network
pairwise
image registration
feedback loop