An optimal gate design for the synthesis of ternary logic circuits.

Sunmean Kim Taeho Lim Seokhyeong Kang

Published in: ASP-DAC (2018)

Keyphrases

logic circuits
functional decomposition
logic synthesis
optimal design
case study
design process
efficient implementation
low power
tunnel diode
user interface