Sign in
A 3.84 gbits/s AES crypto coprocessor with modes of operation in a 0.18-µm CMOS technology.
Alireza Hodjat
David Hwang
Bo-Cheng Lai
Kris Tiri
Ingrid Verbauwhede
Published in:
ACM Great Lakes Symposium on VLSI (2005)
Keyphrases
</>
cmos technology
advanced encryption standard
low power
low voltage
spl times
power consumption
parallel processing
power dissipation
low cost
encryption algorithms
digital images
massively parallel
image sensor
high speed
mixed signal