Login / Signup
Interconnect delay optimization via high level re-synthesis after floorplanning.
Yunfeng Wang
Jinian Bian
Xianlong Hong
Published in:
ISCAS (6) (2005)
Keyphrases
</>
high level
low level
optimization algorithm
real time
high speed
information systems
optimization problems
discrete optimization
optimization process
optimization model
critical path
database
optimization strategies
intermediate level
combinatorial optimization
higher level
programming language