Login / Signup

Interconnect delay optimization via high level re-synthesis after floorplanning.

Yunfeng WangJinian BianXianlong Hong
Published in: ISCAS (6) (2005)
Keyphrases