Sign in

Interconnect Delay and Power Optimization by Module Duplication for Integration of High Level Synthesis and Floorplan.

Zhipeng LiuJinian BianQiang ZhouHui Dai
Published in: ISVLSI (2007)
Keyphrases