Login / Signup
Chip layout optimization using critical path weighting.
Alfred E. Dunlop
Vishwani D. Agrawal
David N. Deutsch
M. F. Jukl
Patrick Kozak
Manfred Wiesel
Published in:
DAC (1984)
Keyphrases
</>
critical path
high speed
job shop scheduling problem
optimization algorithm
optimization problems
neural network
machine learning
low cost
combinatorial optimization
genetic algorithm
similarity measure
high density
circuit design
single chip