Floating Point HUB Adder for RISC-V Sargantana Processor.

Gerardo Bandera Javier Salamero Miquel Moretó Julio Villalba

Published in: CoRR (2024)

Keyphrases

instruction set
floating point
fixed point
square root
floating point arithmetic
computer architecture
bayesian networks
index structure