Login / Signup
The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA.
Jong-Ru Guo
Chao You
Peter F. Curran
Michael Chu
Kuan Zhou
Jiedong Diao
A. George
Russell P. Kraft
John F. McDonald
Published in:
ACM Great Lakes Symposium on VLSI (2004)
Keyphrases
</>
high speed
computer vision
hardware implementation
fpga hardware
information systems
signal processing
hardware design