Login / Signup

Block-basis on-line BIST architecture for embedded SRAM using wordline and bitcell voltage optimal control.

Masahiro YoshikawaShunsuke OkumuraYohei NakataYuki KagiyamaHiroshi KawaguchiMasahiko Yoshimoto
Published in: ISQED (2011)
Keyphrases