Login / Signup
Clock-Delayed Domino for Adder and Combinational Logic Desig.
Gin Yee
Carl Sechen
Published in:
ICCD (1996)
Keyphrases
</>
high speed
power consumption
data flow
power dissipation
logic circuits
duty cycle
database
low power
information systems
data structure
pattern recognition
high dimensional
scheduling problem