An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction.

Yan Lin Yu Hu Lei He Vijay Raghunat

Published in: ISLPED (2006)

Keyphrases

real time
low cost
hardware implementation
np hard
high speed
parallel implementation
power reduction
fine grained