Login / Signup
A 62.5-250 MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells.
Yongsam Moon
Jongsang Choi
Kyeongho Lee
Deog-Kyoon Jeong
Min-Kyu Kim
Published in:
CICC (1999)
Keyphrases
</>
case study
digital libraries
response time
high speed
database