Login / Signup
Self-Assertion-Based Countermeasures Within a RISC-V Microprocessor for Coverage of Information Leakage Faults.
Idris Somoye
Tom J. Mannos
Brian Dziki
Jim Plusquellic
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2024)
Keyphrases
</>
countermeasures
information leakage
instruction set
information security
personal information
application specific
floating point
power analysis
sensitive information
secret information
low cost
test cases
databases
semi supervised