Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters.

Przemyslaw Mroszczyk Piotr Dudek

Published in: NEWCAS (2013)

Keyphrases

high speed
parameter values
parameter estimation
neural network
low cost
sensitivity analysis
high density
probabilistic model
maximum likelihood
low power
cmos technology