Efficient Reconfigurable On-Chip Buses for FPGAs.

Dirk Koch Christian Haubelt Jürgen Teich

Published in: FCCM (2008)

Keyphrases

low cost
hardware implementation
parallel architectures
general purpose
high speed
computationally expensive
genetic algorithm
information systems
floating point
reconfigurable hardware
analog vlsi
reconfigurable architecture