Login / Signup

Resynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability.

Angela KrsticKwang-Ting Cheng
Published in: J. Electron. Test. (1997)
Keyphrases
  • information systems
  • shortest path
  • fault diagnosis
  • rough sets
  • path length
  • reduction method
  • power dissipation
  • asynchronous circuits