Sign in

Continuous-Time ΔΣ Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC.

Timir NandiKarthikeya BoominathanShanthi Pavan
Published in: IEEE J. Solid State Circuits (2013)
Keyphrases