Sign in

A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks.

Alessandro BarenghiCédric HocquetDavid BolFrançois-Xavier StandaertFrancesco RegazzoniIsrael Koren
Published in: IEEE Trans. Emerg. Top. Comput. (2014)
Keyphrases
  • design considerations
  • low voltage
  • embedded systems
  • design process
  • case study
  • real time
  • cost effective