Login / Signup
Designing on-chip networks for throughput accelerators.
Ali Bakhoda
John Kim
Tor M. Aamodt
Published in:
ACM Trans. Archit. Code Optim. (2013)
Keyphrases
</>
single chip
high bandwidth
high speed
ibm power processor
low cost
clock frequency
real time
network structure
end to end
high density
low latency
response time
computer networks
network resources
chip design