Login / Signup
A Methodology for Efficient Hardware Verification.
Mark D. Aagaard
Miriam Leeser
Published in:
Formal Methods Syst. Des. (1994)
Keyphrases
</>
low cost
real time
data sets
high speed
image sequences
data acquisition
computationally expensive
hardware and software
highly efficient
computing power
low latency
parallel architectures
parallel execution