Login / Signup
The implementation of a 2-core, multi-threaded itanium family processor.
Samuel Naffziger
Blaine A. Stackhouse
Tom Grutkowski
Doug Josephson
Jayen Desai
Elad Alon
Mark Horowitz
Published in:
IEEE J. Solid State Circuits (2006)
Keyphrases
</>
multi threaded
computer architecture
multi core processors
multithreading
information systems
computer systems
information flow
real time
high level
efficient implementation