Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores.

Anuja Sehgal Fang Liu Sule Ozev Krishnendu Chakrabarty

Published in: DATE (2005)

Keyphrases

mixed signal
low power
multi channel
vlsi circuits
digital circuits
low cost
power consumption
cmos technology
high speed
multi view
analog vlsi