Login / Signup
A 6.25-MHz 3.4-mW Single Clock DPWM Technique Using Matrix Shift Array.
Oliver Lexter July A. Jose
Venkata Naveen Kolakaluri
Ralph Gerard B. Sangalang
Lean Karlo S. Tolentino
Chua-Chin Wang
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2024)
Keyphrases
</>
power consumption
high speed
database
low power
real time
neural network
data mining
genetic algorithm
low cost
singular value decomposition