Evaluation of the maximum number of switching gates for CMOS circuits.

Hiroaki Ueda Kozo Kinoshita

Published in: Systems and Computers in Japan (1995)

Keyphrases

maximum number
high speed
analog vlsi
logic circuits
circuit design
tunnel diode
delay insensitive
evaluation method
low cost
gold standard
database
low power
evaluation process
evaluation criteria
learning algorithm
hd video
genetic algorithm