Sign in

A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors.

Mark J. CianchettiDavid H. Albonesi
Published in: ACM J. Emerg. Technol. Comput. Syst. (2011)
Keyphrases