Login / Signup
Analysis of Common-Mode Interference and Jitter of Clock Receiver Circuits With Improved Topology.
Xiaofeng Yang
Yan Zhu
Chi-Hang Chan
Seng-Pan U
Rui Paulo Martins
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2018)
Keyphrases
</>
high speed
data analysis
real time
data sets
neural network
data mining
case study
statistical analysis
video data
packet loss