A DFT-Compatible In-Situ Timing Error Detection and Correction Structure Featuring Low Area and Test Overhead.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2023)

Keyphrases